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Abstract
Recently, the more widespread use of three-dimensional (3-D) imaging modalities,
such as magnetic resonance imaging (MRI), computed tomography (CT), positron
emission tomography (PET), and ultrasound (US) have generated a massive amount
of volumetric data. These have provided an impetus to the development of other
applications, in particular telemedicine and teleradiology. In these fields, medical
image compression is important since both efficient storage and transmission of data
through high-bandwidth digital communication lines are of crucial importance.
Despite their advantages, most 3-D medical imaging algorithms are
computationally intensive with matrix transformation as the most fundamental
operation involved in the transform-based methods. Therefore, there is a real
need for high-performance systems, whilst keeping architectures flexible to allow
for quick upgradeability with real-time applications. Moreover, in order to obtain
efficient solutions for large medical volumes data, an efficient implementation of
these operations is of significant importance. Reconfigurable hardware, in the form
of field programmable gate arrays (FPGAs) has been proposed as viable system
building block in the construction of high-performance systems at an economical price.
Consequently, FPGAs seem an ideal candidate to harness and exploit their inherent
advantages such as massive parallelism capabilities, multimillion gate counts, and
special low-power packages.
The key achievements of the work presented in this thesis are summarised
as follows. Two architectures for 3-D Haar wavelet transform (HWT) have been
proposed based on transpose-based computation and partial reconfiguration suitable
for 3-D medical imaging applications. These applications require continuous hardware
servicing, and as a result dynamic partial reconfiguration (DPR) has been introduced.
Comparative study for both non-partial and partial reconfiguration implementation
has shown that DPR offers many advantages and leads to a compelling solution
for implementing computationally intensive applications such as 3-D medical image
compression. Using DPR, several large systems are mapped to small hardware
iv
resources, and the area, power consumption as well as maximum frequency are
optimised and improved.
Moreover, an FPGA-based architecture of the finite Radon transform (FRAT)
with three design strategies has been proposed: direct implementation of pseudo-code
with a sequential or pipelined description, and block random access memory (BRAM)-
based method. An analysis with various medical imaging modalities has been carried
out. Results obtained for image de-noising implementation using FRAT exhibits
promising results in reducing Gaussian white noise in medical images. In terms of
hardware implementation, promising trade-offs on maximum frequency, throughput
and area are also achieved.
Furthermore, a novel hardware implementation of 3-D medical image
compression system with context-based adaptive variable length coding (CAVLC)
has been proposed. An evaluation of the 3-D integer transform (IT) and the discrete
wavelet transform (DWT) with lifting scheme (LS) for transform blocks reveal that
3-D IT demonstrates better computational complexity than the 3-D DWT, whilst
the 3-D DWT with LS exhibits a lossless compression that is significantly useful for
medical image compression. Additionally, an architecture of CAVLC that is capable
of compressing high-definition (HD) images in real-time without any buffer between
the quantiser and the entropy coder is proposed. Through a judicious parallelisation,
promising results have been obtained with limited resources.
In summary, this research is tackling the issues of massive 3-D medical volumes
data that requires compression as well as hardware implementation to accelerate the
slowest operations in the system. Results obtained also reveal a significant achievement
in terms of the architecture efficiency and applications performance.
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Chapter 1
Introduction
1.1 Overview
Medical imaging as an indispensable part of medical management of diseases appears
as one of the most challenges areas and its full potential seems to be boundary-less.
Doubtless, that medical imaging applications deal with massive amounts of data and
Lee et al. [1] disclose an interesting fact on this issue:
“The University of Washington Medical Centre, a medium-sized hospital with about
400 beds, performs approximately 80,000 studies per year. At 30 Mbytes per study,
the amount of digital images generated is 2.4 Tera (1012) bytes of data per year or
approximately 10 Gbytes per day”.
To further highlight the issues and challenges ahead in these areas, in 2007,
there were more than 155,000 cancer deaths in the United Kingdom (UK), and one in
four (27%) of all deaths in the UK were due to cancer. Moreover, with more than
200 different types of cancer, empirical data shown in Figure 1.1 exposes 289,000 new
cases of cancer diagnosed each year in the UK [2].
1
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Figure 1.1: Number of new cases of all malignant neoplasms in UK 2007 (Excluding
non-melanoma skin cancer) [2].
From medical technology perspective, there are various medical imaging
modalities, such as magnetic resonance imaging (MRI), ultrasound (US), computed
tomography (CT) and positron emission tomography (PET), which have been widely
used for cancer diagnosis. However, MRI in particular offers tremendous potential
for facilitating cancer screening and diagnosis, as well as for monitoring treatment,
especially for some types of brain and primary bone tumours, soft tissue sarcomas
and for tumours affecting the spinal cord [2]. On the other hand, a general shift from
two-dimensional (2-D) slices to three-dimensional (3-D) models of organs has been
observed [3]. Thus, it contributes for vast challenges in medical data management
operations.
As a result of increasing number of people to be diagnosed and of considerable
increase in the volume of medical image data generated in hospitals, medical image
compression is imperative [4]. Additionally, in numerous medical applications
both efficient storage and transmission of data through high-bandwidth digital
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communication lines are of crucial. Moreover, it is well known also that noise on
medical image resulting in low image quality, and yet limits the diagnostic effectiveness.
Therefore, the field of medical imaging introduces a complex problem [5]. In the case
of medical image compression for instance, it is mainly involves matrix transforms,
repeatedly on a large set of image data, often under real-time requirements. As a result,
there is a need for high-performance systems whilst keeping architectures flexible to
allow for quick upgradeability. A lot of effort in research and development has been
dedicated to computer and processor architectures suitable for such applications [6–10].
Spectrum of possible hardware solution has grown enormously. At one end of
the spectrum are processors such as general purpose processors (GPPs) or digital
signal processors (DSPs), which have an instruction-set architecture. They provide
the possibility of processing arbitrary computations due to their architectural concept.
Pursuant to the overhead paid for the flexibility, processors are rather inefficient
regarding performance and power consumption [11]. At the other end of the spectrum
is application specific integrated circuits (ASICs), which contain dedicated circuits
specialised to a particular set of functions. Thus, the architecture is optimally suited for
the functions at hand which is the reason of ASICs are efficient regarding performance
and power consumption, but they lack flexibility, as no programmable resources are
provided [11].
Due to the high demand of graphics processing of the video game industry,
graphics processing units (GPUs) have evolved into massively parallel computing
engines [12]. Moreover, the introduction of compute unified device architecture
(CUDA) by NVIDIA is a significant step to derive more research and development
in this area [13]. GPUs have become of choice for many computationally intensive
applications as it contains with many processing elements, high-memory bandwidth,
and programmability [6]. However, major obstacle of GPUs is concerned with less
efficient mapping parallel application in the GPU’s pixel processing data paths [12].
On the other hand, reconfigurable hardware (RH) and specifically field
programmable gate array (FPGA) is a solution that can offer high-throughput to
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numerous data-intensive applications with critical time constraints [11], [13], [14].
There are two basic categories of FPGAs in the market today: static random access
memory (SRAM)-based FPGAs and antifuse-based FPGAs [15]. In the first category,
Xilinx customers dominate over the half of the entire market at 51%, whilst the
strongest competitor is Altera with 34% [16]. For antifuse-based product, Actel,
Quicklogic and Cypress offer another available products [15]. To illustrate the
advantages offered by SRAM over antifuse-based FPGAs, Table 1.1 briefly summarises
the key features.
Table 1.1: Summary of programming technologies [17].
Feature SRAM Antifuse
Technology node State-of-the-art One or more generation behind
Reprogrammable Yes No
Volatility Yes No
Good for prototyping Yes No
Power consumption Medium Low
In this study, Xilinx FPGA devices have been selected to prototype the developed
architectures due to the promising results that have been achieved by previous research
group members in [18–20], in which some results can be further exploited. In addition,
the nature of the implemented algorithms and applications in this research investigation
require some flexibility, parallelism and performance in which the three features are
offered by reconfigurable hardware using FPGAs.
It is worth mentioning that modern FPGA devices also offer a large number of
look-up tables (LUTs), DSP blocks and a hierarchy of different memory sizes, providing
high-level of design flexibility. Furthermore, FPGA run-time reconfigurability allows
an excellent option for the design to be scalable and adaptive to different types of
input data.
The trade-offs of different implementation approaches are shown in Table 1.2, and
it can be evaluated using various metrics such as performance, cost, programmability,
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power and development time.
Table 1.2: Comparison of different implementation approaches.
Platform Performance Cost Power Flexibility Design effort
ASIC High High Low Low High
DSP Medium Medium Medium Medium Medium
GPP Low Low Medium High Low
GPU High Medium High Medium Medium
RH Medium/High∗ Medium High/Low# High Medium
Note:
∗Depends on technology and available embedded resources
#With Xilinx Spartan’s FPGA
1.2 Three-dimensional (3-D) Medical Image
Processing
Medical image processing is a niche area concerned with the operations and processes
to generate images of a human body for clinical purposes and covering potential areas
in medical image processing analysis such as image acquisition, image formation, image
enhancement, image compression and storage, and image-based visualisation [21].
In contrast to general image processing analysis that converts an image signal
into a physical image, various medical imaging modalities have been shown to be
useful for patient diagnosis [5]. An overview of MRI, CT and PET image features is
given in Figure 1.2, whilst some examples of MRI, CT and PET images are depicted
in Figure 1.3(a) – (c).
To date, modern medical imaging technologies are capable of generating high-
resolution 3-D images, and consequently, make medical image analysis tasks at least
one-dimension more compute-intensive than standard planar 2-D images [6]. In
brief, the higher computational cost appears in medical imaging analysis, introduces
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Medical image features
Used throughout the body 
with spatial resolution of 
approximately 0.5mm, which 
is better than most other 
tomographic techniques
Provides by far the best 
contrast resolution, allowing 
differences between two 
similar but not identical 
tissues to be distinguished 
MRI
Provides geometric 
superiority and slightly 
increased spatial resolution 
over MRI
CT exposes the patient to 
high doses of radiation and 
maybe invasive when the 
administration of contrast 
agent is required
CT
Compared to other imaging 
modalities, nuclear medicine 
scans have a low signal-to-
noise-ratio (SNR) and poor 
resolution, but an extremely 
high contrast-to-noise-ratio 
(CNR)
Inherent image contrast in 
PET is extremely high due to 
the lack of background signal 
that can be obtained from 
tissues, where radio-
pharmaceutical has not 
distributed
PET
Figure 1.2: Medical image features.
(a) (b)
(c)
Figure 1.3: Examples of medical images (a) Sagittal MRI knee image (b) Transaxial
CT lung slice (c) PET scan for lymphoma [22].
new technologies to be developed in many other areas, including computer graphics,
computer vision as well as biomedical signal processing [23].
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On top of that, a general shift from 2-D slices to 3-D models of organs has been
observed [3]. As a result of this trend, medical imaging procedures are increasingly
being used for guiding intervention, controlling therapy and monitoring the cause of
illnesses [3]. The uniqueness of 3-D medical images in various modalities including CT,
MRI, PET, US, and magnetic resonance angiography (MRA) have been addressed
in [24–27], and these features can be simplified and shown in Figure 1.4.
Voxel representation of 
a cube in object space
y
x
z
A large amount of data. Average CT procedure generates more 
than two millions voxels per patient per examinations
Data volume
Algorithms and 
computational cost
Algorithms used for 3-D imaging in the medical domain have great 
computational cost, even at moderate resolution
Representation
The display is not static. To increase clinical usefulness over 2-D 
representation, 3-D imaging capable of portraying the scene from 
all points of view
Operations
Wide range of operations required to form a high quality 3-D 
imaging accurately and interactively
Examples: Viewing underlying tissue
Isolating specific organs within the volume
Viewing multiple organs simultaneously
3-D medical imaging
Figure 1.4: 3-D medical image features.
Source
Beam
Motorised 
bed
Detector
Image processing/
visualisation workstations
∆z z
x
yh
w
d
0 1 2 3 n-1pixels
Details 3-D imaging
Figure 1.5: 3-D medical image data processing.
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In 3-D medical imaging modalities, the data produced usually consists
of a number of parallel slices for the body. As illustrated in Figure 1.5, most
generated medical volumes acquire one slice at a time, with the patient moved
along on a motorised bed between each slice. The resulting data set comprises n-slices
and each containing w × h pixels. The slices are separated by a distance ∆z pixels,
where ∆z is usually greater than one. The data is therefore, anisotropic, with inferior
resolution perpendicular to the slices than within them. The depth d of the data set
is (n− 1)∆z.
To paint a comprehensive picture of the central issues in 3-D medical image
processing, several survey papers have been collected and analysed, then illustrated as
a time line in Figure 1.6.
1988 1991 2000 2002 2003 2006
Orphanoudakis [29]
Coatrieux et al. [30] 
1990
Stytz et al. [26]
“Supercomputing in 
medical computing”
“Future trends in 3-D 
medical imaging”
“Three-dimensional 
medical imaging: 
algorithms and computer 
systems”
1998
Maintz & Viergever [31]
“A survey of medical 
image registration”
Duncan & Ayache [21]
“Medical image analysis: 
progress over two
decades and the 
challenges ahead”
2010
Sakas [3]
“Trends in medical 
imaging: from 2D to 3D”
Ritman [28]
“Evolution of medical
tomographic imaging -
as seen from
a Darwinian perspective”
Shams et al. [6]
“A survey of medical
image registration on 
multicore and the GPU”
Muraki & Kita [23]
“A survey of medical 
applications of 3-D
image
analysis and computer 
graphics”
Figure 1.6: Survey on medical image processing.
Consequently, Table 1.3 illustrates the classification of all these works based on
the following points:
1. Medical image processing applications – compression, segmentation, registration,
enhancement and de-noising, quantification;
2. System implementation – hardware design and development, software simulation
or algorithm development and optimisation; and
3. Types of images – 2-D or 3-D.
1.2. Three-dimensional (3-D) Medical Image Processing 9
Table 1.3: Survey on medical image processing.
Refs. Applications Image type Implementations
1 2 3 4 5 6 2-D 3-D HW SW General
[3] X X X
[6] X X X X
[21] X X X X X
[23] X X X X
[26] X X
[28] X X X
[29] X X
[30] X X X X
[31] X X X X
Note:
HW: Hardware, SW: Software, 1: Compression, 2: Segmentation, 3: Registration
4: Enhancement and de-noising, 5: Quantification, 6: Others
Based on the comprehensive survey that has been carried out in medical image
processing trend, the following key conclusions can be made:
1. 3-D medical images demonstrate a significant shift as a result of remarkable
advantages offered not only for diagnostic setting, but prominently in the aspects
of planning and surgical radiotherapeutical procedures [31];
2. As diverse as the important contribution in segmentation and registration
aspects, these applications have dominated most of the reported
works [6], [21], [23], [30], [31]; and
3. The advancement for both algorithms development and optimisation as well
as hardware implementation aspects lies as a result of intra-disciplinary
advancement that involves medical specialities, industrial development, physics,
engineering, computer science and mathematics [26], [28].
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A close examination of the algorithms used in real-time medical image processing
applications reveals that many of the fundamental actions involve matrix or vector
operations [5]. Most of these operations are matrix transforms including fast Fourier
transform (FFT), discrete wavelet transform (DWT) and some recently developed
transforms such as finite Radon, curvelet and ridgelet transforms which are used in
2-D or 3-D medical imaging [32].
Unfortunately, computational complexity for the matrix transform algorithms
is in the order from O(N × logN) for FFT to O(N2 × J) for the curvelet transform
(where N is the transform size and J is the maximum transform resolution level)
are computationally intensive for large size problems. For that reason, efficient
implementation for these operations are of interest not only because matrix transforms
are important in their own right, but because they automatically lead to efficient
solutions to deal with massive medical volumes [19].
As diverse as the spectrum that has been explained, hardware acceleration for
medical image processing has attracted much attention in research and development. In
the following section, discussions on the potential hardware platforms for consideration
in this research study are given.
1.3 High-Performance Solutions for Medical
Image Processing Applications
One of the primary methods in conventional computing for the execution of image
and signal processing algorithms is the use of GPPs. Processors execute a set of
instructions to perform a computation. By changing the software instructions, the
functionality of the system is altered without the hardware modification.
However, this flexibility does not contribute for significant overall performance.
The processor must read each instruction from memory, decode its meaning and only
then execute it. This result in a high execution overhead for each individual operation.
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Additionally, the set of instructions that may be used by a program is determined at
the fabrication time of the processor. Any other operations that are to be implemented
must be built out of existing instructions.
To achieve high-performance, image and signal processing applications
implementation have moved away from the traditional approach of general-purpose
computing towards systems containing specialist architectural support. A lot of
research has been carried out on architectural support including DSPs and special
purpose hardware [11]. An overview of possible platforms is given in the following
subsections.
1.3.1 Digital Signal Processor (DSP)
One method of increasing the performance of GPP is to attach a specialised processing
unit in the form of DSP. As illustrated in Figure 1.7, DSP has features that accelerate its
capability for high-performance, repetitive and numerically intensive task applications.
Various configurations 
of on-chip memory 
and peripherals 
tailored for DSP 
applications
Irregular instruction 
sets
Single-cycle, multiply-
accumulate capability
Specialised execution 
control
Capability Control
Configurations Instruction sets
Features that accelerate performance in DSP applications
Figure 1.7: DSPs features for performance accelerations.
High performance DSPs often have two multipliers that enable two multiply-
accumulate operations per instruction cycle. Moreover, DSPs generally feature
multiple-access memory architectures that enable DSPs to complete several accesses
to memory in a single instruction cycle. Furthermore, DSPs usually provide a loop
instruction that allows tight loops to be repeated without spending any instruction
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cycles for updating and testing the loop counter or for jumping back to the top of the
loop.
DSPs generally allow several operations to be encoded in a single instruction.
For example, a processor that uses 32-bits instructions may encode two additions and
multiplications, and four 16-bits data moves into a single instruction. Besides, DSP
instruction sets allow a data move to be performed in parallel with an arithmetic
operation. GPPs, in contrast, usually specify a single operation per instruction.
It is worth mentioning that the DSPs are also equipped with embedded fused
multiply/add which can be used for orthogonal transforms implementations such as
discrete cosine transform (DCT), discrete Hartley transform (DHT) as well as others
computation-intensive DSP functions like convolution, interpolation and adaptive
filtering [33]. As a result, DSPs have been successfully used in a wide range of image
processing applications [34–39].
1.3.2 Special Purpose Application Specific Integrated
Circuit (ASIC) Hardware
ASICs give better performance for particular applications, and they are designed
specifically to perform a specific computation. Owing to this feature, they efficiently
perform the given task according to the application’s design specification which may
be to optimise for one or more of design flexibility, performance, power consumption
and area [40–42]. However, after fabrication the circuit is unable to be altered. This
forces a redesign and a refabrication of any part of the chip which requires modification.
This is an expensive process, especially when one considers the difficulties in replacing
ASICs in a large deployed system [11]. The main disadvantages of this approach can
be summarised as shown in Figure 1.8.
A new breed of ASIC products, called “structured ASIC”, can reduce the
expenses by more than 90% for derivative chips, and speed up time-to-market [43].
The underlying concept behind structured ASICs is fairly simple. Although there
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Disadvantages of ASICs approach
Special purpose hardware 
has a long development time, 
from design through 
simulation and fabrication
Development time
It can also be expensive if it 
is a one-off solution or if the 
volume required cannot 
justify its fabrication costs
Cost
Once this special purpose 
hardware is built, it is not 
possible to change the 
hardware to accommodate 
slightly different needs
A new hardware is usually 
required for each new 
algorithm
Flexibility
Figure 1.8: Main disadvantages of ASICs.
are a wide variety of alternative architectures, they are all based on a fundamental
element called a “tile” by some or a “module” by others. This tile contains a small
amount of generic logic implemented either as gates and/or multiplexers and/or a LUT.
Depending on the particular architecture, the tile may contain one or more registers
and possibly a very small amount of local random access memory (RAM). An array
of these tiles is then pre-fabricated across the face of the chip [43], [44].
Structured ASICs also typically contain additional pre-fabricated elements,
which may include configurable general-purpose input/output (I/O), microprocessor
cores, gigabit transceivers and embedded block RAM. When compared with standard
cell-based ASICs, structured ASICs offer shorter turnaround time, and require less
cost for future functional changes. Structured ASIC technology is especially suitable
for platform ASIC designs that have integrated most of the intellectual property (IP)
blocks and leave some space for custom changes [45].
1.3.3 Graphical Processing Unit (GPU)
In these days, GPU computing has gained significant momentum and has evolved
into an established research area. Hardware vendors have recognised the benefits of
GPU computing and have provided high-level programming environments to express
parallelism more efficiently [46]. In comparison with central processing units (CPUs)
as shown in Figure 1.9(a) and (b), the GPUs architecture is to dedicate as much silicon
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area as possible to arithmetic logic units (ALUs). By eliminating all the scheduling
logic and caches, GPUs can exploit instruction-level parallelism, and hence reduce
memory latency in CPUs [47].
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Figure 1.9: Architecture comparison (a) CPU (b) GPU [47].
The popular association of GPUs is with accelerating graphics, but the new
architectures from manufactures such as NVIDIA corporation and ATI are capable of
performing general-purpose computing. There are two approaches [13] for general-
purpose computing using GPU: to pose the problem as a graphic problem and solve
it using a graphic language such as OpenGL or DirectX GPU programming, or to
program the GPU directly.
Even GPUs as commodity computer graphics chips are probably todays most
powerful computational hardware with cost, the main limitations and difficulties [48]
of this platform can be simplified as follows:
1. Applications:
The increasing flexibility of GPUs, coupled with some ingenious uses of
that flexibility by general-purpose computation on graphics processing units
(GPGPU) developers, has enabled many applications outside the original narrow
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tasks for which GPUs were originally designed, but many applications still exist
for which GPUs are not well suited;
2. Computing constructs:
The lack of integers and associated operations such as bit-shifts and bit-
wise logical operations (AND, OR, XOR, NOT) makes GPUs unsuitable for many
computationally intense tasks. Moreover, the lack of double precision prevents
GPUs from being applicable to many very large-scale computational science
problems; and
3. Non-graphics tasks:
The GPU uses an unusual programming model, so effective programming is
not simply a matter of learning a new language. Indeed, the computation must
be recasting into graphics terms by a programmer familiar with the design,
limitations, and evolution of the underlying hardware.
1.3.4 Reconfigurable Hardware (RH): A Review of Field
Programmable Gate Array (FPGA)
The recent advances in RH are for the most part derived from the technologies
developed for FPGAs in the mid 1980s [13]. FPGAs were originally created to serve as
a hybrid device between programmable arrays logics (PALs) and mask programmable
gate arrays (MPGAs). Like PALs, FPGAs are fully electrically programmable,
meaning that the physical design costs are amortised over multiple application circuit
implementations, and the hardware can be customised nearly instantaneously. Like
MPGAs, they can implement very complex computations on a single chip, since it
consists of an array of pre-fabricated transistors that can be customised during chip
fabrication [15]. MPGAs allow for user’s customisation by connecting the transistors
with custom wires.
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Because of these features, FPGAs have been viewed primarily as glue logic
replacement and a rapid prototyping vehicle. However, the flexibility, capacity
and performance of these devices have opened up completely new avenues in high-
performance computation, forming the basis of reconfigurable computing [11], [49].
The early FPGA devices from Xilinx, Altera and others provided relatively little
logic, but later generations provided enough logic for researchers to consider FPGAs
for direct implementation of computational algorithms in reconfigurable logic devices.
The densities of todays FPGAs have exceeded 150,000 6-input LUTs per device and
some have developed into devices that can be used to build complete systems on
a programmable chip (SoPC), providing such specialised features as DSP blocks, multi-
gigabit serial I/O, embedded microprocessors and embedded static RAM (SRAM)
blocks of various sizes.
Field Programmable Gate Array (FPGA) Structure
The basic architecture of FPGAs consists of three components: logic blocks, routing and
I/O blocks. Generally, FPGAs consist of an array of programmable logic blocks that
can be interconnected to each other as well as to the programmable I/O blocks through
some sort of programmable routing architecture. To be more specific, Figure 1.10
provides an overview diagram of Xilinx’s FPGA architecture.
A Basic Logic Block
As shown in Figure 1.10, a typical FPGA has a logic block with one or more 4-input
LUT, optional D flip-flop (DFF) and some form of fast carry logic. The LUTs allow
any function to be implemented, providing generic logic. The DFF can be used for
pipelining, registers, state holding functions for finite state machines, or any other
situation where clocking is required. The fast carry logic is a special resource provided
in the cell to speed up carry-based computations, such as addition, parity, wide logical
AND operations and other functions.
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4-LUT
FF
1
0
Latch
O/PI/P
Configuration bitstream
Configuration logic blocks (CLBs)
Programmable 
interconnect
Memory blocks
Digital clock 
management (DCM)
Input/Output blocks 
(IOBs)
Figure 1.10: Xilinx’s FPGA structure with internal blocks.
Routing
Most FPGA architectures organise their routing structures as a relatively smooth
sea of routing resources, allowing fast and efficient communication along the rows
and columns of logic blocks [49]. The logic blocks are embedded in a general routing
structure, with input and output signals attaching to the routing fabric through
connection blocks as shown in Figure 1.10.
Connection Blocks
The connection blocks provide programmable multiplexers, selecting which of the
signals in the given routing channel will be connected to the logic block’s terminals.
These blocks also connect shorter local wires to longer distance routing resources.
Signals flow from the logic block into the connection block and then along longer wires
within the routing channels [49].
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Switch Boxes
At the switch boxes, there are connections between the horizontal and vertical routing
resources to allow signals to change their routing direction. Once the signal has
traversed through routing resources and intervening switch boxes, it arrives at the
destination logic block through one of its local connection blocks.
In this manner, relatively arbitrary interconnections can be achieved between
the logic blocks in the system. Whilst the routing architecture of an FPGA is typically
quite complex, the connection blocks and switch boxes surrounding a single logic block
typically have thousands of programming points. They are designed to be able to
support fairly arbitrary interconnection patterns [49]. A detailed descriptions of the
FPGA devices that have been used in this research are presented in Appendix A.
1.4 Design and Implementation Strategies
In this research study, three design and implementation strategies have been used
as illustrated in Figure 1.11. The design flows for these strategies are presented in
Figure 1.12.
In Chapter 3, very-high-speed integrated circuit hardware description language
(VHDL) and partial reconfiguration tools have been used to implement 3-D Haar
wavelet transform (HWT). Four main stages involved: design entry, synthesis,
implementation and programming. In case of partial reconfiguration, design
partitioning, floor planning and budgeting are the main processes involved.
To deal with medical image de-noising as well as to evaluate the performance of
finite Radon transform (FRAT), Xilinx AccelDSP tool has been utilised in Chapter 4.
The design and implementation begin with an examination of floating point model
followed with fixed point and register-transfer level (RTL) generation as well as
synthesise and implementation processes.
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Finally, VHDL has been fully used again to execute the design and
implementation of 3-D compression system in Chapter 5. A detailed explanation for
each tool used in this study are presented in Appendix B, C and D.
Design description
VHDL
VHDL
Xilinx partial 
reconfiguration
Xilinx AccelDSP
FPGA rapid prototyping board
(a) (b) (c)
Figure 1.11: Generic design and implementation strategies.
1.5 Motivation and Research Objectives
FPGAs is an extremely powerful tool for several reasons. First and foremost, it allows
for truly parallel computations to take place in a circuit. Many modern GPPs and
operating systems can emulate parallelism by switching tasks very rapidly. Having
operations occur in a parallel fashion results in a much faster overall processing time.
This is the case even though the clock speed of the FPGA is lower than the GPPs.
With the availability of advances embedded resources on recent FPGAs devices
such as soft cores, dedicated logic and block multipliers, FPGAs are being increasingly
deployed in computationally intensive application areas. Moreover, prototyping is
also a compelling reason to use FPGAs in the initial design phase. The description of
a system can be written and actual hardware can be created to test, instead of simply
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relying on simulators inside of design. Moreover, the design flexibility available on
FPGAs also allows a design to be thoroughly tested and debugged before an ASIC is
created, saving on production costs.
FPGAs are everywhere. Companies use them on development boards to help
refine new chip designs. Students use them in the laboratory to run experiments.
Companies and universities are using them in cutting-edge research on topics ranging
from programming technology to real-time systems. The parts themselves are getting
so inexpensive that some companies do not even fabricate an ASIC, they simply
include the FPGA in their final product.
With the emergence of such reconfigurable hardware, it is not surprising that
there has been a considerable amount of research into the use of FPGAs to increase
the performance of a wide range of computationally intensive applications. One
such application that could greatly benefit from the advantages offered by FPGAs is
medical image processing. The regular nature of the complex computations performed
repeatedly within medical image processing operations are well suited to a hardware-
based implementation using FPGAs.
The application of 3-D medical image processing such as compression and
de-noising uses several building blocks for its computationally intensive algorithms to
perform matrix transformation operations. Moreover, complexity in addressing and
accessing large medical volumes data to be processed have resulted in vast challenges
from a hardware implementation point of view.
In order to cope with these issues, FPGAs with efficient reconfigurability
techniques should be employed to meet the requirements of these applications in
terms of speed, size (area), power consumption and throughput. Dynamic partial
reconfiguration (DPR) is a promising technique for reducing the hardware required
for implementing an efficient design for 3-D medical image processing application as
well as improving the performance of the system. With this technique, the design can
be divided into sub-designs that fit into the available hardware resources and can be
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uploaded into the reconfigurable hardware when needed [50].
The general goal of this research is concerned with the design and implementation
of efficient reconfigurable architectures for 3-D medical image processing, with more
emphasis on compression systems and image de-noising. Based on the potential
significant contributions in this area, the main objectives of the work presented in this
research can be broadly summarised as follows:
1. To design and implement efficiently 3-D HWT architecture using DPR –
efficiently can be used as a transform block in the proposed compression system;
2. To design and implement efficiently the finite Radon transform (FRAT) – to be
applied for medical image de-noising in pre-processing stage; and
3. To design and implement the 3-D medical image compression system using
context-based adaptive variable length coding (CAVLC) – to experimentally
demonstrate the whole compression system functionality.
1.6 Overall Contribution
To support the research objectives that have been listed in Section 1.5, Figure 1.13
shows the overall research strategies with potential contributions to be achieved in
this research. For the 3-D compression system, analysis of the transform block as
well as utilisation of CAVLC are expecting to generate promising outcomes. In terms
of transform block, an examination of different transform filters is anticipated to
demonstrate a significant contribution. Moreover, by implementing DPR technique,
better performance in terms of area, power consumption and maximum frequency is
predicted. Furthermore, an evaluation of the FRAT’s capability to deal with image
de-noising is presumed to exhibit another noteworthy analysis and discussion.
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1.7 Thesis Organisation
The structure of the remaining thesis is as follows. Chapter 2 takes a closer look
at the most recent architectures and systems for 3-D medical image compression,
reconfigurable architectures for DWT, FRAT, CAVLC as well as the DPR method.
Design and implementation of an efficient pipelined 3-D HWT architecture using
DPR are presented in Chapter 3. A comparative study for the impact of transform
sizes of architectures performance is also addressed.
In Chapter 4, medical image de-noising using the FRAT is given. Three design
strategies and analysis of FRAT’s performance for noise reduction in medical images
is also discussed.
To give a complete overview of this research study, Chapter 5 describes the
implementation of 3-D medical image compression system using CAVLC. In this
chapter, an evaluation of 3-D integer transform (IT) and DWT have been carried out
and discussion on the CAVLC architecture is also reported.
In Chapter 6, concluding remarks and possible refinement of the current research
are highlighted. Finally, possible future research directions in the field of design and
implementation of 3-D medical image compression systems is presented.
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